wu-arch/vortex
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Removed FWD

Browse Source
This commit is contained in:
felsabbagh3
2019-10-18 02:01:39 -04:00
parent 6b729fd2ea
commit 505bbc20c8
20 changed files with 9 additions and 521 deletions
Download Patch File Download Diff File Expand all files Collapse all files

12
rtl/VX_lsu.v
View File

@@ -9,10 +9,6 @@ module VX_lsu (
// Write back to GPR
VX_inst_mem_wb_inter VX_mem_wb,
// FWD info
VX_forward_mem_inter VX_fwd_mem,
VX_dcache_response_inter VX_dcache_rsp,
VX_dcache_request_inter VX_dcache_req,
output wire out_delay
@@ -64,14 +60,6 @@ module VX_lsu (
// .out ({VX_mem_wb.loaded_data , VX_mem_wb.rd , VX_mem_wb.wb , VX_mem_wb.wb_valid , VX_mem_wb.wb_warp_num })
// );
// Delete
assign VX_fwd_mem.dest = 0;
assign VX_fwd_mem.wb = 0;
assign VX_fwd_mem.alu_result = 0;
assign VX_fwd_mem.mem_data = 0;
assign VX_fwd_mem.PC_next = 0;
assign VX_fwd_mem.warp_num = 0;
endmodule // Memory