wu-arch/vortex
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

fixed reset fan-out

Browse Source
This commit is contained in:
Blaise Tine
2021-01-03 20:06:36 -08:00
parent 4815ab099c
commit 4bc3b537bd
9 changed files with 1017 additions and 57 deletions
Download Patch File Download Diff File Expand all files Collapse all files

19
hw/simulate/simulator.cpp
View File

@@ -3,7 +3,7 @@
#include <fstream>
#include <iomanip>
#define RESET_DELAY 1
#define RESET_DELAY 2
#define ENABLE_DRAM_STALLS
#define DRAM_LATENCY 24
@@ -83,7 +83,15 @@ void Simulator::reset() {
vortex_->reset = 0;
reset_time_ = timestamp;
for (int i = 0; i < RESET_DELAY; ++i) {
vortex_->clk = 0;
this->eval();
vortex_->clk = 1;
this->eval();
}
// Turn on assertion after reset
Verilated::assertOn(true);
}
void Simulator::step() {
@@ -91,7 +99,7 @@ void Simulator::step() {
vortex_->clk = 0;
this->eval();
dram_rsp_ready_ = vortex_->dram_rsp_ready;
dram_rsp_ready_ = vortex_->dram_rsp_ready;
csr_req_ready_ = vortex_->csr_req_ready;
vortex_->clk = 1;
@@ -100,11 +108,6 @@ void Simulator::step() {
this->eval_dram_bus();
this->eval_io_bus();
this->eval_csr_bus();
if ((timestamp - reset_time_) == (RESET_DELAY*2)) {
// Turn on assertion after reset
Verilated::assertOn(true);
}
#ifndef NDEBUG
fflush(stdout);