multiplier unit optimization - using fifo for metadata, shift register optimization

This commit is contained in:
Blaise Tine
2020-12-26 11:23:21 -08:00
parent b459192dec
commit 33c431ed44
13 changed files with 171 additions and 76 deletions

View File

@@ -184,8 +184,8 @@ module VX_fp_addmul #(
.clk(clk),
.reset(reset),
.enable(enable),
.in({valid_in, tag_in, do_sub, do_mul}),
.out({valid_out, tag_out, do_sub_r, do_mul_r})
.data_in({valid_in, tag_in, do_sub, do_mul}),
.data_out({valid_out, tag_out, do_sub_r, do_mul_r})
);
assign ready_in = enable;

View File

@@ -56,8 +56,8 @@ module VX_fp_div #(
.clk(clk),
.reset(reset),
.enable(enable),
.in ({valid_in, tag_in}),
.out({valid_out, tag_out})
.data_in ({valid_in, tag_in}),
.data_out({valid_out, tag_out})
);
assign ready_in = enable;

View File

@@ -74,8 +74,8 @@ module VX_fp_ftoi #(
.clk(clk),
.reset(reset),
.enable(enable),
.in ({valid_in, tag_in, is_signed}),
.out({valid_out, tag_out, is_signed_r})
.data_in ({valid_in, tag_in, is_signed}),
.data_out({valid_out, tag_out, is_signed_r})
);
assign ready_in = enable;

View File

@@ -74,8 +74,8 @@ module VX_fp_itof #(
.clk(clk),
.reset(reset),
.enable(enable),
.in ({valid_in, tag_in, is_signed}),
.out({valid_out, tag_out, is_signed_r})
.data_in ({valid_in, tag_in, is_signed}),
.data_out({valid_out, tag_out, is_signed_r})
);
assign ready_in = enable;

View File

@@ -144,8 +144,8 @@ module VX_fp_madd #(
.clk(clk),
.reset(reset),
.enable(enable),
.in({valid_in, tag_in, do_sub, do_neg}),
.out({valid_out, tag_out, do_sub_r, do_neg_r})
.data_in({valid_in, tag_in, do_sub, do_neg}),
.data_out({valid_out, tag_out, do_sub_r, do_neg_r})
);
assign ready_in = enable;

View File

@@ -54,8 +54,8 @@ module VX_fp_sqrt #(
.clk(clk),
.reset(reset),
.enable(enable),
.in ({valid_in, tag_in}),
.out({valid_out, tag_out})
.data_in ({valid_in, tag_in}),
.data_out({valid_out, tag_out})
);
assign ready_in = enable;