RTL code refactoring

This commit is contained in:
Blaise Tine
2020-04-19 08:45:46 -04:00
parent 164eb5454c
commit 3139d37610
62 changed files with 261 additions and 256 deletions

View File

@@ -3,7 +3,7 @@
`include "../VX_define.vh"
interface VX_branch_response_inter ();
interface VX_branch_response_if ();
wire valid_branch;
wire branch_dir;

View File

@@ -3,7 +3,7 @@
`include "../VX_define.vh"
interface VX_csr_req_inter ();
interface VX_csr_req_if ();
wire [`NUM_THREADS-1:0] valid;
wire [`NW_BITS-1:0] warp_num;

View File

@@ -3,7 +3,7 @@
`include "../VX_define.vh"
interface VX_csr_wb_inter ();
interface VX_csr_wb_if ();
wire [`NUM_THREADS-1:0] valid;
wire [`NW_BITS-1:0] warp_num;

View File

@@ -3,7 +3,7 @@
`include "../VX_define.vh"
interface VX_dcache_request_inter ();
interface VX_dcache_request_if ();
wire [`NUM_THREADS-1:0][31:0] out_cache_driver_in_address;
wire [2:0] out_cache_driver_in_mem_read;

View File

@@ -3,7 +3,7 @@
`include "../VX_define.vh"
interface VX_dcache_response_inter ();
interface VX_dcache_response_if ();
wire [`NUM_THREADS-1:0][31:0] in_cache_driver_out_data;
wire delay;

View File

@@ -4,7 +4,7 @@
`include "../VX_define.vh"
interface VX_dram_req_rsp_inter #(
interface VX_dram_req_rsp_if #(
parameter NUM_BANKS = 8,
parameter NUM_WORDS_PER_BLOCK = 4
) ();

View File

@@ -3,7 +3,7 @@
`include "../VX_define.vh"
interface VX_exec_unit_req_inter ();
interface VX_exec_unit_req_if ();
// Meta
wire [`NUM_THREADS-1:0] valid;

View File

@@ -3,7 +3,7 @@
`include "VX_define.vh"
interface VX_frE_to_bckE_req_inter ();
interface VX_frE_to_bckE_req_if ();
wire [11:0] csr_address;
wire is_csr;

View File

@@ -4,7 +4,7 @@
`include "../VX_define.vh"
interface VX_gpr_data_inter ();
interface VX_gpr_data_if ();
wire [`NUM_THREADS-1:0][31:0] a_reg_data;
wire [`NUM_THREADS-1:0][31:0] b_reg_data;

View File

@@ -3,7 +3,7 @@
`include "../VX_define.vh"
interface VX_gpr_jal_inter ();
interface VX_gpr_jal_if ();
wire is_jal;
wire[31:0] curr_PC;

View File

@@ -3,7 +3,7 @@
`include "../VX_define.vh"
interface VX_gpr_read_inter ();
interface VX_gpr_read_if ();
wire [4:0] rs1;
wire [4:0] rs2;

View File

@@ -3,7 +3,7 @@
`include "../generic_cache/VX_cache_config.vh"
interface VX_gpu_dcache_dram_req_inter #(
interface VX_gpu_dcache_dram_req_if #(
parameter BANK_LINE_WORDS = 2
) ();

View File

@@ -3,7 +3,7 @@
`include "../generic_cache/VX_cache_config.vh"
interface VX_gpu_dcache_dram_rsp_inter #(
interface VX_gpu_dcache_dram_rsp_if #(
parameter BANK_LINE_WORDS = 2
) ();
// DRAM Response

View File

@@ -3,7 +3,7 @@
`include "../generic_cache/VX_cache_config.vh"
interface VX_gpu_dcache_req_inter #(
interface VX_gpu_dcache_req_if #(
parameter NUM_REQUESTS = 32
) ();

View File

@@ -3,7 +3,7 @@
`include "../generic_cache/VX_cache_config.vh"
interface VX_gpu_dcache_rsp_inter #(
interface VX_gpu_dcache_rsp_if #(
parameter NUM_REQUESTS = 32
) ();

View File

@@ -3,7 +3,7 @@
`include "../generic_cache/VX_cache_config.vh"
interface VX_gpu_dcache_snp_req_inter ();
interface VX_gpu_dcache_snp_req_if ();
// Snoop Req
wire snp_req_valid;
wire [31:0] snp_req_addr;

View File

@@ -3,7 +3,7 @@
`include "../VX_define.vh"
interface VX_gpu_inst_req_inter();
interface VX_gpu_inst_req_if();
wire [`NUM_THREADS-1:0] valid;
wire [`NW_BITS-1:0] warp_num;

View File

@@ -3,7 +3,7 @@
`include "../generic_cache/VX_cache_config.vh"
interface VX_gpu_snp_req_rsp ();
interface VX_gpu_snp_req_rsp_if ();
// Snoop request
wire snp_req_valid;

View File

@@ -4,7 +4,7 @@
`include "../VX_define.vh"
interface VX_icache_request_inter ();
interface VX_icache_request_if ();
wire [31:0] pc_address;
wire [2:0] out_cache_driver_in_mem_read;

View File

@@ -3,7 +3,7 @@
`include "../VX_define.vh"
interface VX_icache_response_inter ();
interface VX_icache_response_if ();
// wire ready;
// wire stall;

View File

@@ -4,7 +4,7 @@
`include "../VX_define.vh"
interface VX_inst_exec_wb_inter ();
interface VX_inst_exec_wb_if ();
wire [`NUM_THREADS-1:0][31:0] alu_result;
wire [31:0] exec_wb_pc;

View File

@@ -4,7 +4,7 @@
`include "../VX_define.vh"
interface VX_inst_mem_wb_inter ();
interface VX_inst_mem_wb_if ();
wire [`NUM_THREADS-1:0][31:0] loaded_data;
wire [31:0] mem_wb_pc;

View File

@@ -3,7 +3,7 @@
`include "../VX_define.vh"
interface VX_inst_meta_inter ();
interface VX_inst_meta_if ();
wire [31:0] instruction;
wire [31:0] inst_pc;

View File

@@ -4,7 +4,7 @@
`include "../VX_define.vh"
interface VX_jal_response_inter ();
interface VX_jal_response_if ();
wire jal;
wire [31:0] jal_dest;

View File

@@ -4,7 +4,7 @@
`include "../VX_define.vh"
interface VX_join_inter ();
interface VX_join_if ();
wire is_join;
wire [`NW_BITS-1:0] join_warp_num;

View File

@@ -4,7 +4,7 @@
`include "../VX_define.vh"
interface VX_lsu_req_inter ();
interface VX_lsu_req_if ();
wire [`NUM_THREADS-1:0] valid;
wire [31:0] lsu_pc;

View File

@@ -3,7 +3,7 @@
`include "../VX_define.vh"
interface VX_mem_req_inter ();
interface VX_mem_req_if ();
wire [`NUM_THREADS-1:0][31:0] alu_result;
wire [2:0] mem_read;

View File

@@ -4,7 +4,7 @@
`include "../VX_define.vh"
interface VX_mw_wb_inter ();
interface VX_mw_wb_if ();
wire [`NUM_THREADS-1:0][31:0] alu_result;
wire [`NUM_THREADS-1:0][31:0] mem_result;

View File

@@ -4,7 +4,7 @@
`include "../VX_define.vh"
interface VX_warp_ctl_inter ();
interface VX_warp_ctl_if ();
wire [`NW_BITS-1:0] warp_num;
wire change_mask;

View File

@@ -3,7 +3,7 @@
`include "../VX_define.vh"
interface VX_wb_inter ();
interface VX_wb_if ();
wire [`NUM_THREADS-1:0][31:0] write_data;
wire [31:0] wb_pc;

View File

@@ -3,7 +3,7 @@
`include "../VX_define.vh"
interface VX_wstall_inter();
interface VX_wstall_if();
wire wstall;
wire [`NW_BITS-1:0] warp_num;