cache area optimization by disabling BRAM read-during-write bypassing for tag/data stores
This commit is contained in:
7
hw/syn/opae/fpga_prog.sh
Executable file
7
hw/syn/opae/fpga_prog.sh
Executable file
@@ -0,0 +1,7 @@
|
||||
#!/bin/bash
|
||||
|
||||
# FPGA programming
|
||||
# first argument is the bitstream
|
||||
|
||||
echo "fpgaconf --bus 0xaf $1"
|
||||
fpgaconf --bus 0xaf $1
|
||||
Reference in New Issue
Block a user