wu-arch/vortex
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

lkg build

Browse Source
This commit is contained in:
Blaise Tine
2021-06-25 16:28:10 -07:00
parent 7e0dc81cee
commit 1ea738ed26
14 changed files with 257 additions and 538 deletions
Download Patch File Download Diff File Expand all files Collapse all files

121
hw/rtl/libs/VX_onehot_encoder.v
View File

@@ -23,126 +23,7 @@ module VX_onehot_encoder #(
assign data_out = data_in[!REVERSE];
assign valid = (| data_in);
end else if (N == 4) begin
reg [LN-1:0] index_r;
if (REVERSE) begin
always @(*) begin
casez (data_in)
4'b1000: index_r = LN'(0);
4'b?100: index_r = LN'(1);
4'b??10: index_r = LN'(2);
4'b???1: index_r = LN'(3);
default: index_r = 'x;
endcase
end
end else begin
always @(*) begin
casez (data_in)
4'b0001: index_r = LN'(0);
4'b001?: index_r = LN'(1);
4'b01??: index_r = LN'(2);
4'b1???: index_r = LN'(3);
default: index_r = 'x;
endcase
end
end
assign data_out = index_r;
assign valid = (| data_in);
end else if (N == 8) begin
reg [LN-1:0] index_r;
if (REVERSE) begin
always @(*) begin
casez (data_in)
8'b10000000: index_r = LN'(0);
8'b?1000000: index_r = LN'(1);
8'b??100000: index_r = LN'(2);
8'b???10000: index_r = LN'(3);
8'b????1000: index_r = LN'(4);
8'b?????100: index_r = LN'(5);
8'b??????10: index_r = LN'(6);
8'b???????1: index_r = LN'(7);
default: index_r = 'x;
endcase
end
end else begin
always @(*) begin
casez (data_in)
8'b00000001: index_r = LN'(0);
8'b0000001?: index_r = LN'(1);
8'b000001??: index_r = LN'(2);
8'b00001???: index_r = LN'(3);
8'b0001????: index_r = LN'(4);
8'b001?????: index_r = LN'(5);
8'b01??????: index_r = LN'(6);
8'b1???????: index_r = LN'(7);
default: index_r = 'x;
endcase
end
end
assign data_out = index_r;
assign valid = (| data_in);
end else if (N == 16) begin
reg [LN-1:0] index_r;
if (REVERSE) begin
always @(*) begin
casez (data_in)
16'b1000000000000000: index_r = LN'(0);
16'b?100000000000000: index_r = LN'(1);
16'b??10000000000000: index_r = LN'(2);
16'b???1000000000000: index_r = LN'(3);
16'b????100000000000: index_r = LN'(4);
16'b?????10000000000: index_r = LN'(5);
16'b??????1000000000: index_r = LN'(6);
16'b???????100000000: index_r = LN'(7);
16'b????????10000000: index_r = LN'(8);
16'b?????????1000000: index_r = LN'(9);
16'b??????????100000: index_r = LN'(10);
16'b???????????10000: index_r = LN'(11);
16'b????????????1000: index_r = LN'(12);
16'b?????????????100: index_r = LN'(13);
16'b??????????????10: index_r = LN'(14);
16'b???????????????1: index_r = LN'(15);
default: index_r = 'x;
endcase
end
end else begin
always @(*) begin
casez (data_in)
16'b0000000000000001: index_r = LN'(0);
16'b000000000000001?: index_r = LN'(1);
16'b00000000000001??: index_r = LN'(2);
16'b0000000000001???: index_r = LN'(3);
16'b000000000001????: index_r = LN'(4);
16'b00000000001?????: index_r = LN'(5);
16'b0000000001??????: index_r = LN'(6);
16'b000000001???????: index_r = LN'(7);
16'b00000001????????: index_r = LN'(8);
16'b0000001?????????: index_r = LN'(9);
16'b000001??????????: index_r = LN'(10);
16'b00001???????????: index_r = LN'(11);
16'b0001????????????: index_r = LN'(12);
16'b001?????????????: index_r = LN'(13);
16'b01??????????????: index_r = LN'(14);
16'b1???????????????: index_r = LN'(15);
default: index_r = 'x;
endcase
end
end
assign data_out = index_r;
assign valid = (| data_in);
end if (FAST) begin
end else if (FAST) begin
`IGNORE_WARNINGS_BEGIN
localparam levels_lp = $clog2(N);
localparam aligned_width_lp = 1 << $clog2(N);