texture unit dcache arbitration
This commit is contained in:
@@ -4,18 +4,18 @@
|
||||
`include "../cache/VX_cache_config.vh"
|
||||
|
||||
interface VX_dcache_core_req_if #(
|
||||
parameter NUM_REQS = 1,
|
||||
parameter LANES = 1,
|
||||
parameter WORD_SIZE = 1,
|
||||
parameter CORE_TAG_WIDTH = 1
|
||||
) ();
|
||||
|
||||
wire [NUM_REQS-1:0] valid;
|
||||
wire [NUM_REQS-1:0] rw;
|
||||
wire [NUM_REQS-1:0][WORD_SIZE-1:0] byteen;
|
||||
wire [NUM_REQS-1:0][`WORD_ADDR_WIDTH-1:0] addr;
|
||||
wire [NUM_REQS-1:0][`WORD_WIDTH-1:0] data;
|
||||
wire [NUM_REQS-1:0][CORE_TAG_WIDTH-1:0] tag;
|
||||
wire [NUM_REQS-1:0] ready;
|
||||
wire [LANES-1:0] valid;
|
||||
wire [LANES-1:0] rw;
|
||||
wire [LANES-1:0][WORD_SIZE-1:0] byteen;
|
||||
wire [LANES-1:0][`WORD_ADDR_WIDTH-1:0] addr;
|
||||
wire [LANES-1:0][`WORD_WIDTH-1:0] data;
|
||||
wire [LANES-1:0][CORE_TAG_WIDTH-1:0] tag;
|
||||
wire [LANES-1:0] ready;
|
||||
|
||||
endinterface
|
||||
|
||||
|
||||
@@ -4,15 +4,15 @@
|
||||
`include "../cache/VX_cache_config.vh"
|
||||
|
||||
interface VX_dcache_core_rsp_if #(
|
||||
parameter NUM_REQS = 1,
|
||||
parameter LANES = 1,
|
||||
parameter WORD_SIZE = 1,
|
||||
parameter CORE_TAG_WIDTH = 1
|
||||
) ();
|
||||
|
||||
wire [NUM_REQS-1:0] valid;
|
||||
wire [NUM_REQS-1:0][`WORD_WIDTH-1:0] data;
|
||||
wire [CORE_TAG_WIDTH-1:0] tag;
|
||||
wire ready;
|
||||
wire [LANES-1:0] valid;
|
||||
wire [LANES-1:0][`WORD_WIDTH-1:0]data;
|
||||
wire [CORE_TAG_WIDTH-1:0] tag;
|
||||
wire ready;
|
||||
|
||||
endinterface
|
||||
|
||||
|
||||
Reference in New Issue
Block a user