Modelsim basic sim
This commit is contained in:
@@ -1,4 +1,4 @@
|
||||
|
||||
`include "VX_define.v"
|
||||
|
||||
module VX_priority_encoder (
|
||||
input wire[`NW-1:0] valids,
|
||||
|
||||
Reference in New Issue
Block a user