read and write complete
This commit is contained in:
6
hw/unit_tests/cache/obj_dir/cache_sim.d
vendored
Normal file
6
hw/unit_tests/cache/obj_dir/cache_sim.d
vendored
Normal file
@@ -0,0 +1,6 @@
|
||||
cache_sim.o: ../cache_sim.cpp VVX_cache.h \
|
||||
/usr/local/share/verilator/include/verilated_heavy.h \
|
||||
/usr/local/share/verilator/include/verilated.h \
|
||||
/usr/local/share/verilator/include/verilatedos.h VVX_cache__Syms.h \
|
||||
VVX_cache.h /usr/local/share/verilator/include/verilated.h \
|
||||
/usr/local/share/verilator/include/verilated_vcd_c.h
|
||||
Reference in New Issue
Block a user