wu-arch/radiance
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Disable coverage policy for easier eval

Browse Source
This commit is contained in:
Hansung Kim
2023-05-14 19:20:36 -07:00
parent 9fd507fe46
commit e7b3455127
1 changed files with 8 additions and 5 deletions
Download Patch File Download Diff File Expand all files Collapse all files

13
src/main/scala/tilelink/Coalescing.scala
View File

@@ -591,11 +591,12 @@ class MultiCoalescer(
val minCoverage = val minCoverage =
1.max(1 << ((config.maxCoalLogSize - config.wordSizeWidth) - 2)) 1.max(1 << ((config.maxCoalLogSize - config.wordSizeWidth) - 2))
when(normalizedHits.map(_ > minCoverage.U).reduce(_ || _)) { // when(normalizedHits.map(_ > minCoverage.U).reduce(_ || _)) {
chosenSizeIdx := argMax(normalizedHits) // chosenSizeIdx := argMax(normalizedHits)
chosenValid := true.B // chosenValid := true.B
printf("coalescing success by coverage policy\n") // printf("coalescing success by coverage policy\n")
}.elsewhen(normalizedMatches.map(_ > 1.U).reduce(_ || _)) { // }.else
when(normalizedMatches.map(_ > 1.U).reduce(_ || _)) {
chosenSizeIdx := argMax(normalizedMatches) chosenSizeIdx := argMax(normalizedMatches)
chosenValid := true.B chosenValid := true.B
printf("coalescing success by matches policy\n") printf("coalescing success by matches policy\n")
@@ -1418,6 +1419,8 @@ class MemTraceDriverImp(
sourceGen.io.reclaim.bits := tlOut.d.bits.source sourceGen.io.reclaim.bits := tlOut.d.bits.source
// debug // debug
dontTouch(reqQ.io.enq)
dontTouch(reqQ.io.deq)
when(tlOut.a.valid) { when(tlOut.a.valid) {
TLPrintf( TLPrintf(
"MemTraceDriver", "MemTraceDriver",