wu-arch/radiance
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Fix assertion falsely firing on invalid

Browse Source
This commit is contained in:
Hansung Kim
2023-05-10 00:26:25 -07:00
parent 19d378dc3a
commit b48ab70e67
1 changed files with 7 additions and 5 deletions
Download Patch File Download Diff File Expand all files Collapse all files

12
src/main/scala/tilelink/Coalescing.scala
View File

@@ -1429,11 +1429,13 @@ class MemTraceLogger(
// This assert only holds true for PutFullData and not PutPartialData, // This assert only holds true for PutFullData and not PutPartialData,
// where HIGH bits in the mask may not be contiguous. // where HIGH bits in the mask may not be contiguous.
assert( when (tlIn.a.valid) {
PopCount(tlIn.a.bits.mask) === (1.U << tlIn.a.bits.size), assert(
"mask HIGH popcount do not match the TL size. " + PopCount(tlIn.a.bits.mask) === (1.U << tlIn.a.bits.size),
"Partial masks are not allowed for PutFull" "mask HIGH popcount do not match the TL size. " +
) "Partial masks are not allowed for PutFull"
)
}
val trailingZerosInMask = trailingZeros(tlIn.a.bits.mask) val trailingZerosInMask = trailingZeros(tlIn.a.bits.mask)
val dataW = tlIn.params.dataBits val dataW = tlIn.params.dataBits
val mask = ~(~(0.U(dataW.W)) << ((1.U << tlIn.a.bits.size) * 8.U)) val mask = ~(~(0.U(dataW.W)) << ((1.U << tlIn.a.bits.size) * 8.U))