wu-arch/radiance
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Set numBarriers == numWarps

Browse Source 
still requires manually updating radiance.mk
This commit is contained in:
Hansung Kim
2024-03-29 12:28:27 -07:00
parent 2a3a9c844f
commit 9e877b0efc
1 changed files with 3 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
src/main/scala/radiance/tile/RadianceTile.scala
View File

@@ -325,8 +325,8 @@ class RadianceTile private (
} }
// Barrier synchronization node // Barrier synchronization node
// FIXME: hardcoded params // FIXME: hardcoded param eq
val numBarriers = 8 val numBarriers = numWarps
def barrierIdBits = log2Ceil(numBarriers) def barrierIdBits = log2Ceil(numBarriers)
val barrierMasterNode = BarrierMasterNode(barrierIdBits) val barrierMasterNode = BarrierMasterNode(barrierIdBits)
@@ -570,7 +570,7 @@ class RadianceTileModuleImp(outer: RadianceTile)
// make connection: // make connection:
// VortexBundle <--> sourceId filter <--> VortexTLAdapter <--> dmemNodes // VortexBundle <--> sourceId filter <--> VortexTLAdapter <--> dmemNodes
// //
// Chisel doesn't support 2-D array in BlackBox interface to Verilog, so // Chisel doesn't support 2-D array in BlackBox interface to Verilog, so
// need to flatten everything. // need to flatten everything.
dmemTLAdapters.zipWithIndex.foreach { dmemTLAdapters.zipWithIndex.foreach {