wu-arch/radiance
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

radiance.mk: Don't fail when fd not installed

Browse Source
This commit is contained in:
Hansung Kim
2024-05-29 00:56:44 -07:00
parent 98618d1483
commit 8dd3994012
1 changed files with 7 additions and 7 deletions
Download Patch File Download Diff File Expand all files Collapse all files

14
radiance.mk
View File

@@ -38,19 +38,19 @@ radpie:
EXTRA_SIM_REQS += vortex_vsrc EXTRA_SIM_REQS += vortex_vsrc
# doesn't work if we use $(call lookup_srcs) from common.mk, the variable # doesn't work if we use $(call lookup_srcs) from common.mk, the variable
# doesn't expand somehow # doesn't expand somehow
VORTEX_VLOG_SOURCES := $(shell fd -L -t f -e "sv" -e "vh" -e "v" . $(VORTEX_SRC_DIR)) ifneq ($(shell which fd 2> /dev/null),)
VORTEX_VLOG_SOURCES := $(shell fd -L -t f -e "sv" -e "vh" -e "v" . $(VORTEX_SRC_DIR))
endif
# VORTEX_COLLATERAL := $(patsubst $(VORTEX_SRC_DIR)%,$(GEN_COLLATERAL_DIR)%,$(VORTEX_VLOG_SOURCES)) # VORTEX_COLLATERAL := $(patsubst $(VORTEX_SRC_DIR)%,$(GEN_COLLATERAL_DIR)%,$(VORTEX_VLOG_SOURCES))
# check if expanded # check if expanded
# $(info VORTEX_VLOG_SOURCES: $(VORTEX_VLOG_SOURCES)) # $(info VORTEX_VLOG_SOURCES: $(VORTEX_VLOG_SOURCES))
# For every Vortex verilog source file, if there's a matching file in # For every Vortex verilog source file, if there's a matching file in
# gen-collateral/, copy them over. This is a hacky way to ensure the changes # gen-collateral/, copy them over. This is a hacky way to ensure the changes
# in the verilog sources are reflected before Verilator/VCS kicks in. The # in the verilog sources are reflected before Verilator/VCS kicks in. This is
# matching with gen-collateral/ is there to prevent unnecessarily copying # necessary when common.mk does not trigger chipyard jar rebuild upon verilog
# unused source files e.g. third-party libraries. # source updates, in which case we need to manually ensure the up-to-date-ness
# # of gen-collateral/.
# This assumes that the fix is applied to common.mk, where it does not trigger
# chipyard jar rebuild when verilog sources are changed.
vortex_vsrc: $(VORTEX_VLOG_SOURCES) vortex_vsrc: $(VORTEX_VLOG_SOURCES)
@for file in $(VORTEX_VLOG_SOURCES); do \ @for file in $(VORTEX_VLOG_SOURCES); do \
filename=$$(basename "$$file"); \ filename=$$(basename "$$file"); \