wu-arch/radiance
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

tensor: Add FIFOFixer to smem tensor port

Browse Source 
TODO: get area result for this
This commit is contained in:
Hansung Kim
2024-10-28 23:38:56 -07:00
parent daabeb03ab
commit 752effdb21
2 changed files with 3 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

3
src/main/scala/radiance/tile/RadianceTile.scala
View File

@@ -287,7 +287,8 @@ class RadianceTile private (
supports = TLSlaveToMasterTransferSizes( supports = TLSlaveToMasterTransferSizes(
probe = TransferSizes(1, tcSmemSize), probe = TransferSizes(1, tcSmemSize),
get = TransferSizes(1, tcSmemSize), get = TransferSizes(1, tcSmemSize),
) ),
requestFifo = true
)) ))
))) )))
} }

1
src/main/scala/radiance/tile/VirgoSharedMemComponents.scala
View File

@@ -60,6 +60,7 @@ class VirgoSharedMemComponents(
} }
val tcNodeFanouts = radianceTiles.flatMap(_.tcSmemNodes) val tcNodeFanouts = radianceTiles.flatMap(_.tcSmemNodes)
// .map(connectOne(_, () => TLBuffer(BufferParams(2, false, false), BufferParams(0)))) // .map(connectOne(_, () => TLBuffer(BufferParams(2, false, false), BufferParams(0))))
.map(connectOne(_, () => TLFIFOFixer()))
.map(connectXbarName(_, Some("tc_fanout"))) .map(connectXbarName(_, Some("tc_fanout")))
val clBusClients: Seq[TLNode] = radianceSmemFanout val clBusClients: Seq[TLNode] = radianceSmemFanout