wu-arch/radiance
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

revert lsuq size

Browse Source
This commit is contained in:
Richard Yan
2024-05-08 11:41:33 -07:00
parent 98ddc291c2
commit 71edc439a0
1 changed files with 2 additions and 5 deletions
Download Patch File Download Diff File Expand all files Collapse all files

7
src/main/scala/radiance/tile/RadianceTile.scala
View File

@@ -194,11 +194,8 @@ class RadianceTile private (
val imemTagWidth = UUID_WIDTH + NW_WIDTH val imemTagWidth = UUID_WIDTH + NW_WIDTH
require(numWarps >= numLsuLanes, require(numWarps >= numLsuLanes,
s"Vortex core requires numWarps (${numWarps}) >= numLsuLanes (${numLsuLanes})") s"Vortex core requires numWarps (${numWarps}) >= numLsuLanes (${numLsuLanes})")
val LSUQ_SIZE = 8 * (numCoreLanes / numLsuLanes) val LSUQ_SIZE = p(SIMTCoreKey).get.nSrcIds
require(LSUQ_SIZE == p(SIMTCoreKey).get.nSrcIds,
s"LSUQ_SIZE (${LSUQ_SIZE}) != nSrcIds (${p(SIMTCoreKey).get.nSrcIds})"
+ " which can result in TileLink srcId underutilization")
val LSUQ_TAG_BITS = log2Ceil(LSUQ_SIZE) + 1 /*DCACHE_BATCH_SEL_BITS*/ val LSUQ_TAG_BITS = log2Ceil(LSUQ_SIZE) + 1 /*DCACHE_BATCH_SEL_BITS*/
val dmemTagWidth = UUID_WIDTH + LSUQ_TAG_BITS val dmemTagWidth = UUID_WIDTH + LSUQ_TAG_BITS
// dmem and smem shares the same tag width, DCACHE_NOSM_TAG_WIDTH // dmem and smem shares the same tag width, DCACHE_NOSM_TAG_WIDTH