wu-arch/radiance
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Disable force assert for RespQueue block

Browse Source
This commit is contained in:
Hansung Kim
2024-01-18 18:10:33 -08:00
parent 2b8ef4cb30
commit 46f5e8b920
1 changed files with 4 additions and 6 deletions
Download Patch File Download Diff File Expand all files Collapse all files

10
src/main/scala/radiance/memory/Coalescing.scala
View File

@@ -1035,12 +1035,10 @@ class CoalescingUnitImp(outer: CoalescingUnit, config: CoalescerConfig)
val resp = Wire(respQueueEntryT) val resp = Wire(respQueueEntryT)
resp.fromTLD(tlOut.d.bits, tlOut.d.fire) resp.fromTLD(tlOut.d.bits, tlOut.d.fire)
// Queue up responses that didn't get coalesced originally ("noncoalesced" responses). // Queue up responses that didn't get coalesced originally, i.e.
// Coalesced (but uncoalesced back) responses will also be enqueued into the same queue. // "noncoalesced" responses. Coalesced (but uncoalesced on the way back)
assert( // responses will be enqueued into a different port of the
respQueue.io.enq(respQueueNoncoalPort).ready, // MultiPortQueue, and eventually serialized.
"respQueue: enq port for noncoalesced response is blocked"
)
respQueue.io.enq(respQueueNoncoalPort).valid := tlOut.d.valid respQueue.io.enq(respQueueNoncoalPort).valid := tlOut.d.valid
respQueue.io.enq(respQueueNoncoalPort).bits := resp respQueue.io.enq(respQueueNoncoalPort).bits := resp
assert(respQueue.io.deq.length == 1, assert(respQueue.io.deq.length == 1,