wu-arch/radiance
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Basic C++ file IO for trace logger

Browse Source
This commit is contained in:
Hansung Kim
2023-04-17 16:20:27 -07:00
parent 1a90ad52ac
commit 282434eb7d
4 changed files with 66 additions and 90 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
src/main/scala/tilelink/Coalescing.scala
View File

@@ -741,7 +741,7 @@ class SimMemTrace(filename: String, numLanes: Int)
addResource("/csrc/SimMemTrace.h")
}
class MemTraceLogger(numLanes: Int = 4, filename: String = "vecadd.core1.thread4.trace")(implicit
class MemTraceLogger(numLanes: Int = 4, filename: String = "vecadd.core1.thread4.out.trace")(implicit
p: Parameters
) extends LazyModule {
val node = TLIdentityNode()
@@ -882,7 +882,7 @@ class SimMemTraceLogger(filename: String, numLanes: Int)
addResource("/vsrc/SimMemTraceLogger.v")
addResource("/csrc/SimMemTraceLogger.cc")
addResource("/csrc/SimMemTraceLogger.h")
addResource("/csrc/SimMemTrace.h")
}
class TracePrintf {}