Logo
Explore Help
Sign In
wu-arch/kernels
1
0
Fork 0
You've already forked kernels
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
f146178c2d6d4a8feb98088167e06e2ff4866510
kernels/hw/rtl/cache
History
Blaise Tine f146178c2d minor updates
2021-01-13 15:52:03 -08:00
..
VX_bank.v
minor updates
2021-01-13 15:52:03 -08:00
VX_cache_config.vh
scratchpad optimization for stack access using custom bank offset aligned to stack size
2021-01-02 16:00:00 -05:00
VX_cache_core_req_bank_sel.v
minor updates
2021-01-12 15:19:38 -08:00
VX_cache_core_rsp_merge.v
critical path optimization - fpga fmax @4c = ~212 mhz
2020-12-26 03:28:32 -08:00
VX_cache.v
minor updates
2021-01-12 15:19:38 -08:00
VX_data_access.v
fixed afu cci write bug, fixed profile cache write miss bug, fixed bram byteenable inferance
2021-01-10 20:26:15 -08:00
VX_data_store.v
fixed afu cci write bug, fixed profile cache write miss bug, fixed bram byteenable inferance
2021-01-10 20:26:15 -08:00
VX_fifo_queue_xt.v
fixed l2/l3 caches related bugs
2021-01-09 16:32:55 -08:00
VX_miss_resrv.v
fixed l2/l3 caches related bugs
2021-01-09 16:32:55 -08:00
VX_tag_access.v
cache pipeline optimization - moved tag access to stage0
2021-01-03 23:10:41 -05:00
VX_tag_store.v
cache pipeline optimization - moved tag access to stage0
2021-01-03 23:10:41 -05:00
Powered by Gitea Version: 1.25.3 Page: 9ms Template: 2ms
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API