Files
kernels/hw/rtl/interfaces/VX_branch_rsp_if.v
2020-04-20 23:44:30 -04:00

15 lines
257 B
Verilog

`ifndef VX_BRANCH_RSP
`define VX_BRANCH_RSP
`include "../VX_define.vh"
interface VX_branch_rsp_if ();
wire valid_branch;
wire branch_dir;
wire [31:0] branch_dest;
wire [`NW_BITS-1:0] branch_warp_num;
endinterface
`endif