Files
kernels/hw/rtl/interfaces/VX_jal_rsp_if.v
2020-07-02 19:31:55 -07:00

15 lines
222 B
Verilog

`ifndef VX_JAL_RSP_IF
`define VX_JAL_RSP_IF
`include "VX_define.vh"
interface VX_jal_rsp_if ();
wire jal;
wire [31:0] jal_dest;
wire [`NW_BITS-1:0] warp_num;
endinterface
`endif