Logo
Explore Help
Sign In
wu-arch/kernels
1
0
Fork 0
You've already forked kernels
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
b7da1dbcb8bb33ade92921d3dcdfd833167295c7
kernels/hw/rtl/libs
History
Blaise Tine 65415d2bbc getting dogfood tests passing on Verilator!
2020-08-09 18:13:12 -04:00
..
VX_cam_buffer.v
pipeline optimization
2020-07-30 03:06:01 -07:00
VX_countones.v
modelsim fixes && pipeline optimization
2020-07-28 14:20:23 -07:00
VX_divide.v
added altera fpu modules
2020-08-05 15:53:59 -07:00
VX_elastic_buffer.v
getting dogfood tests passing on Verilator!
2020-08-09 18:13:12 -04:00
VX_fair_arbiter.v
modelsim fixes && pipeline optimization
2020-07-28 14:20:23 -07:00
VX_fixed_arbiter.v
modelsim fixes && pipeline optimization
2020-07-28 14:20:23 -07:00
VX_generic_queue.v
getting dogfood tests passing on Verilator!
2020-08-09 18:13:12 -04:00
VX_generic_register.v
modelsim fixes && pipeline optimization
2020-07-28 14:20:23 -07:00
VX_index_queue.v
fixed FPU handshake, optimized writeback's critical path
2020-08-07 10:11:54 -07:00
VX_matrix_arbiter.v
modelsim fixes && pipeline optimization
2020-07-28 14:20:23 -07:00
VX_multiplier.v
added altera fpu modules
2020-08-05 15:53:59 -07:00
VX_onehot_encooder.v
modelsim fixes && pipeline optimization
2020-07-28 14:20:23 -07:00
VX_priority_encoder.v
modelsim fixes && pipeline optimization
2020-07-28 14:20:23 -07:00
VX_rr_arbiter.v
modelsim fixes && pipeline optimization
2020-07-28 14:20:23 -07:00
VX_scope.v
modelsim fixes && pipeline optimization
2020-07-28 14:20:23 -07:00
VX_shift_register.v
added altera fpu modules
2020-08-05 15:53:59 -07:00
Powered by Gitea Version: 1.25.3 Page: 16ms Template: 1ms
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API