wu-arch/kernels
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
ade8cb311df6cf13b2b4c0e72e49cf8d8b408ab9
kernels/rtl/VX_define_synth.v
fares 8acc32372b 8Warp 32Threads for GTCAD synthesis
2019-11-21 23:51:11 -05:00

3 lines
27 B
Verilog
Raw Blame History

`define NT 32
`define NW 8
Reference in New Issue View Git Blame Copy Permalink