Logo
Explore Help
Sign In
wu-arch/kernels
1
0
Fork 0
You've already forked kernels
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
93c36273fa5f312eb207b8a192893e69848125b8
kernels/hw/rtl/cache
History
Blaise Tine 93c36273fa minor update
2021-01-01 20:24:18 -08:00
..
VX_bank.v
minor update
2021-01-01 20:24:18 -08:00
VX_cache_config.vh
added support for write-through cache, removed cache snooping support
2020-12-23 23:51:02 -08:00
VX_cache_core_req_bank_sel.v
critical path optimization - fpga fmax @4c = ~212 mhz
2020-12-26 03:28:32 -08:00
VX_cache_core_rsp_merge.v
critical path optimization - fpga fmax @4c = ~212 mhz
2020-12-26 03:28:32 -08:00
VX_cache.v
cache optimization - moved read requests to stage1 and eliminating stage3
2020-12-31 07:40:58 -08:00
VX_data_access.v
enabling shared memory back
2020-12-31 19:19:14 -08:00
VX_data_store.v
cache optimization - moved read requests to stage1 and eliminating stage3
2020-12-31 07:40:58 -08:00
VX_miss_resrv.v
minor update
2021-01-01 20:24:18 -08:00
VX_tag_access.v
cache optimization - moved read requests to stage1 and eliminating stage3
2020-12-31 07:40:58 -08:00
VX_tag_store.v
adding new performance counters (banks utilization and DRAM bus utilization)
2020-12-22 12:33:45 -08:00
Powered by Gitea Version: 1.25.3 Page: 9ms Template: 2ms
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API