Lingjun Zhu 93531715bb Created a testbench and simulated the read/write of the register file

2019-10-18 22:55:34 -04:00

..

memory

Created a testbench and simulated the read/write of the register file

2019-10-18 22:55:34 -04:00