12 lines
155 B
Verilog
12 lines
155 B
Verilog
`include "VX_define.vh"
|
|
|
|
module VX_tex_sampler #(
|
|
parameter CORE_ID = 0
|
|
) (
|
|
input wire clk,
|
|
input wire reset
|
|
);
|
|
|
|
// TODO
|
|
|
|
endmodule |