wu-arch/kernels
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
717a75ade8d91feabc268be28cf0d03b33ff02d4
kernels/rtl
History
trmontgomery e997494d41 Update needed 
Merge branch 'master' of https://github.gatech.edu/casl/Vortex
2020-02-18 19:42:10 -05:00
..
cache
Updated MakeFile path
2020-01-26 11:27:40 -05:00
interfaces
Added CSRs, some Load unit tests are failing
2020-02-17 22:22:27 -08:00
modelsim
8Warp 32Threads for GTCAD synthesis
2019-11-21 23:51:11 -05:00
pipe_regs
Warps/Threads Parameterization
2019-11-21 01:15:21 -05:00
quartus
Full Evaluation Attempt 1
2019-09-11 01:39:00 -04:00
shared_memory
Warps/Threads Parameterization
2019-11-21 01:15:54 -05:00
simulate
Added CSRs, some Load unit tests are failing
2020-02-17 22:22:27 -08:00
.DS_Store
New RF with Evaluation
2019-09-11 01:04:23 -04:00
byte_enabled_simple_dual_port_ram.v
Synthesis Cleanup 1
2019-10-28 13:43:12 -04:00
Makefile
fixed make w + vx_gpr_stage csr schedule
2020-02-18 00:26:44 -08:00
results.txt
CACHE FINALLY WORKING
2019-10-25 04:01:23 -04:00
Vortex.v
Fixed Verilator
2020-02-17 19:36:00 -08:00
VX_alu.v
Synthesis Compatible
2019-11-21 21:42:34 -05:00
VX_back_end.v
Added CSRs, some Load unit tests are failing
2020-02-17 22:22:27 -08:00
VX_countones.v
Modelsim Makefile compile + simulate - DPI
2019-10-26 19:01:49 -04:00
VX_csr_data.v
Added CSRs, some Load unit tests are failing
2020-02-17 22:22:27 -08:00
VX_csr_handler.v
New Warp Scheduler + VCD Enable
2019-09-15 00:12:41 -04:00
VX_csr_pipe.v
Added CSRs, some Load unit tests are failing
2020-02-17 22:22:27 -08:00
VX_csr_wrapper.v
Removed dependancy on
2019-10-27 22:30:32 -04:00
VX_decode.v
Added CSRs, some Load unit tests are failing
2020-02-17 22:22:27 -08:00
VX_define_synth.v
reverted to 4 thread configuration
2019-11-22 00:13:55 -05:00
VX_define.v
Fixed Verilator
2020-02-17 19:36:00 -08:00
VX_dmem_controller.v
Shared Memory Implemented
2019-11-13 10:06:13 -05:00
VX_execute_unit.v
Warps/Threads Parameterization
2019-11-21 01:14:50 -05:00
VX_fetch.v
Before way logic change
2019-11-08 18:16:40 -05:00
VX_front_end.v
vecadd bug fixing + ebreak for termination
2019-11-15 14:18:45 -05:00
VX_generic_priority_encoder.v
Add files via upload
2019-11-08 10:55:08 -05:00
VX_generic_register.v
reset posedge
2019-10-21 11:34:12 -04:00
VX_generic_stack.v
Readded IPDOM stack + SPLIT/Join tested
2019-10-21 21:24:49 -04:00
VX_gpgpu_inst.v
Intrinsics: tests for TMC+Control Divergence
2019-11-01 21:53:37 -04:00
VX_gpr_stage.v
fixed make w + vx_gpr_stage csr schedule
2020-02-18 00:26:44 -08:00
VX_gpr_wrapper.v
Fixed ASIC GPR warp number delay
2019-11-03 15:56:18 -05:00
VX_gpr.v
8Warp 32Threads for GTCAD synthesis
2019-11-21 23:51:11 -05:00
VX_inst_multiplex.v
Added CSRs, some Load unit tests are failing
2020-02-17 22:22:27 -08:00
VX_lsu_addr_gen.v
Modelsim basic sim
2019-10-26 00:34:57 -04:00
VX_lsu.v
Warps/Threads Parameterization
2019-11-21 01:14:50 -05:00
VX_priority_encoder_w_mask.v
Add files via upload
2019-11-08 10:55:08 -05:00
VX_priority_encoder.v
Modelsim basic sim
2019-10-26 00:34:57 -04:00
VX_scheduler.v
Fixed ASIC GPR warp number delay
2019-11-03 15:56:18 -05:00
VX_warp_scheduler.v
Added a pipeline stage + fixed SM param errors
2019-11-13 12:25:28 -05:00
VX_warp.v
Modelsim Working + Simulating + dumping - Some bugs
2019-10-27 03:36:02 -04:00
VX_writeback.v
Added CSRs, some Load unit tests are failing
2020-02-17 22:22:27 -08:00