18 lines
367 B
Verilog
18 lines
367 B
Verilog
`ifndef VX_ICACHE_CORE_RSP_IF
|
|
`define VX_ICACHE_CORE_RSP_IF
|
|
|
|
`include "../cache/VX_cache_define.vh"
|
|
|
|
interface VX_icache_rsp_if #(
|
|
parameter WORD_SIZE = 1,
|
|
parameter TAG_WIDTH = 1
|
|
) ();
|
|
|
|
wire valid;
|
|
wire [`WORD_WIDTH-1:0] data;
|
|
wire [TAG_WIDTH-1:0] tag;
|
|
wire ready;
|
|
|
|
endinterface
|
|
|
|
`endif |