Logo
Explore Help
Sign In
wu-arch/kernels
1
0
Fork 0
You've already forked kernels
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
39bff921be8d0ba5f3e47900e61ed20d952717fb
kernels/hw/rtl/cache
History
Blaise Tine 39bff921be cache bug fixes
2021-01-05 05:04:49 -08:00
..
VX_bank.v
cache bug fixes
2021-01-05 05:04:49 -08:00
VX_cache_config.vh
scratchpad optimization for stack access using custom bank offset aligned to stack size
2021-01-02 16:00:00 -05:00
VX_cache_core_req_bank_sel.v
scratchpad optimization for stack access using custom bank offset aligned to stack size
2021-01-02 16:00:00 -05:00
VX_cache_core_rsp_merge.v
critical path optimization - fpga fmax @4c = ~212 mhz
2020-12-26 03:28:32 -08:00
VX_cache.v
cache fill response address is the mshr's top address, no need to store it
2021-01-03 00:57:24 -05:00
VX_data_access.v
fixed cache mshr critical path
2021-01-04 12:49:40 -05:00
VX_data_store.v
fixed cache mshr critical path
2021-01-04 12:49:40 -05:00
VX_input_queue.v
cache bug fixes
2021-01-05 05:04:49 -08:00
VX_miss_resrv.v
cache bug fixes
2021-01-05 05:04:49 -08:00
VX_tag_access.v
cache pipeline optimization - moved tag access to stage0
2021-01-03 23:10:41 -05:00
VX_tag_store.v
cache pipeline optimization - moved tag access to stage0
2021-01-03 23:10:41 -05:00
Powered by Gitea Version: 1.25.3 Page: 25ms Template: 2ms
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API