20 lines
123 B
Verilog
20 lines
123 B
Verilog
`include "VX_define.vh"
|
|
|
|
module VX_tex_mgr (
|
|
input wire clk,
|
|
input wire reset
|
|
);
|
|
|
|
//--
|
|
|
|
endmodule
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|