d47cccc157
+ Microarchitecture optimizations + 64-bit support + Xilinx FPGA support + LLVM-16 support + Refactoring and quality control fixes
35 lines
1.0 KiB
Systemverilog
35 lines
1.0 KiB
Systemverilog
// Copyright © 2019-2023
|
|
//
|
|
// Licensed under the Apache License, Version 2.0 (the "License");
|
|
// you may not use this file except in compliance with the License.
|
|
// You may obtain a copy of the License at
|
|
// http://www.apache.org/licenses/LICENSE-2.0
|
|
//
|
|
// Unless required by applicable law or agreed to in writing, software
|
|
// distributed under the License is distributed on an "AS IS" BASIS,
|
|
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
|
// See the License for the specific language governing permissions and
|
|
// limitations under the License.
|
|
|
|
`include "VX_platform.vh"
|
|
|
|
`TRACING_OFF
|
|
module VX_mux #(
|
|
parameter DATAW = 1,
|
|
parameter N = 1,
|
|
parameter LN = `LOG2UP(N)
|
|
) (
|
|
input wire [N-1:0][DATAW-1:0] data_in,
|
|
input wire [LN-1:0] sel_in,
|
|
output wire [DATAW-1:0] data_out
|
|
);
|
|
if (N > 1) begin
|
|
assign data_out = data_in[sel_in];
|
|
end else begin
|
|
`UNUSED_VAR (sel_in)
|
|
assign data_out = data_in;
|
|
end
|
|
|
|
endmodule
|
|
`TRACING_ON
|