 Blaise Tine
|
4bfc4ee78f
|
scope fixes
|
2020-10-13 08:44:55 -07:00 |
|
|
Blaise Tine
|
32da50816f
|
scope refactoring: adding modules definitions to VCD trace
|
2020-10-12 23:26:02 -04:00 |
|
|
Blaise Tine
|
4e1007e5b2
|
scope refactoring
|
2020-10-03 18:53:21 -04:00 |
|
|
Blaise Tine
|
f6f95e0c46
|
mutiple fixes: parallel printf, fixed cycle in cache, opencl refactored vecadd and sgemm, regen opencl kernels with hard-float, fixed vortex io bus interface, fixed dpi floats APi to support multicore mode, make vlsim multicore default, make rtlsim multi-core default, removed POCL binaries from repository, updated Makefiles to use external POCL
|
2020-09-19 14:45:42 -04:00 |
|
|
Blaise Tine
|
49b86c4b2a
|
SCOPE update
|
2020-09-05 10:52:59 -07:00 |
|
|
Blaise Tine
|
c63217f67d
|
fixed SCOPE interface
|
2020-09-01 05:20:13 -07:00 |
|
|
Blaise Tine
|
7c86b68977
|
pipeline refactoring: centralized issue buffer
|
2020-07-26 11:21:08 -04:00 |
|
|
Blaise Tine
|
25f66e6490
|
pipeline refactoring
|
2020-07-19 05:03:47 -04:00 |
|
|
Blaise Tine
|
c5a64a0eed
|
interfaces refactoring
|
2020-07-02 19:31:55 -07:00 |
|
|
Blaise Tine
|
83a1695c73
|
OPAE CSR access
|
2020-06-30 18:14:06 -07:00 |
|
|
Blaise Tine
|
582a00d690
|
adding OPAE CSR support
|
2020-06-30 10:05:57 -07:00 |
|
|
felsabbagh3
|
b8e8cab1ee
|
Added CSR IO req/rsp V0.1
|
2020-06-29 23:00:34 -07:00 |
|
|
Blaise Tine
|
8302641510
|
fpga fixes
|
2020-06-27 14:03:20 -07:00 |
|
|
Blaise Tine
|
5e718c2676
|
refactoring
|
2020-06-23 09:54:40 -07:00 |
|