felsabbagh3
|
b3c7ac435a
|
added sm defines
|
2019-11-10 14:01:54 -05:00 |
|
felsabbagh3
|
fbf708e419
|
Started simX
|
2019-11-10 01:21:09 -05:00 |
|
felsabbagh3
|
ea7bd485ca
|
Icache/Dcache finally done + configurability tested:
|
2019-11-09 00:03:15 -05:00 |
|
felsabbagh3
|
8b81989bfd
|
Before way logic change
|
2019-11-08 18:16:40 -05:00 |
|
Lyons, Ethan Tyler
|
b0f685c2e2
|
Add files via upload
ICache_In_Place
|
2019-11-08 10:55:08 -05:00 |
|
felsabbagh3
|
58a9140f08
|
Before evict_wb_old removal
|
2019-11-07 13:27:38 -05:00 |
|
Savan Roshan
|
e4ee2a9cbd
|
Parameterization working
|
2019-11-07 00:14:46 -05:00 |
|
Savan Roshan
|
3a71a2ebdb
|
Fixed bugs in parameterization
|
2019-11-06 01:09:30 -05:00 |
|
Savan Roshan
|
8468e7d4d9
|
Added prefix DCACHE_
|
2019-11-05 08:33:38 -05:00 |
|
Savan Roshan
|
8264339853
|
Added Parameterization
|
2019-11-04 13:20:34 -05:00 |
|
felsabbagh3
|
3b49b82c46
|
GPR ASIC Working
|
2019-10-29 23:20:16 -04:00 |
|
felsabbagh3
|
4aa04e76e6
|
Simulate debug
|
2019-10-29 14:28:20 -04:00 |
|
felsabbagh3
|
7af6575b97
|
SYN=1
|
2019-10-28 13:57:01 -04:00 |
|
felsabbagh3
|
a8d063e9ad
|
Synthesis Cleanup 1
|
2019-10-28 13:43:12 -04:00 |
|
felsabbagh3
|
c85c01e082
|
Parametized cache
|
2019-10-25 13:36:06 -04:00 |
|
felsabbagh3
|
1e648c5819
|
FIxed first circular issue
|
2019-10-24 10:38:04 -04:00 |
|
felsabbagh3
|
1645a04b1d
|
Fixed SM + added def SYN
|
2019-10-22 15:56:30 -04:00 |
|
felsabbagh3
|
9d8273afe4
|
Finished Cache Integration
|
2019-10-22 06:02:08 -04:00 |
|
felsabbagh3
|
b3f464dd89
|
Barriers impl + tested
|
2019-10-22 01:47:39 -04:00 |
|
felsabbagh3
|
e67310acfb
|
New Warp Scheduler + VCD Enable
|
2019-09-15 00:12:41 -04:00 |
|
felsabbagh3
|
b216da5a6a
|
ram stdint + Quartus Files
|
2019-06-11 21:13:30 -07:00 |
|
felsabbagh3
|
d7afef04a9
|
Sim Work miss
|
2019-05-18 23:42:55 +04:00 |
|
felsabbagh3
|
a6c13bc38c
|
Inefficient context aware desgin
|
2019-05-08 15:55:06 -07:00 |
|
felsabbagh3
|
79356c7ab1
|
Changed hierarchy + Identified private + public modules
|
2019-05-07 23:45:05 -07:00 |
|
felsabbagh3
|
f21eaec79f
|
Provisioned SM
|
2019-04-05 19:25:54 -04:00 |
|
felsabbagh3
|
8c2ae97510
|
1 WARP 8 THREADS TESTED + FULLY WORKING
|
2019-03-31 05:21:00 -04:00 |
|
felsabbagh3
|
c83ef94d02
|
1 WARP 2 THREADS WORKING
|
2019-03-31 05:02:55 -04:00 |
|
felsabbagh3
|
52a839f84d
|
Using verilog For-loops + Passing all tests
|
2019-03-30 22:14:44 -04:00 |
|
felsabbagh3
|
99a0792a0c
|
Passing all tests with 2 threads
|
2019-03-30 03:54:20 -04:00 |
|
felsabbagh3
|
d02c3d25b7
|
sync
|
2019-03-27 13:52:13 -04:00 |
|
felsabbagh3
|
9b42e79dcf
|
Added HW threads - Infinite loop
|
2019-03-27 03:44:14 -04:00 |
|
felsabbagh3
|
097e0217de
|
Added support for MUL/DIV (Passes all tests)
|
2019-03-22 03:54:59 -04:00 |
|
felsabbagh3
|
656475b3b3
|
Passing Most tests
|
2019-03-21 23:47:48 -04:00 |
|