wu-arch/kernels
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
558 Commits 7 Branches 0 Tags
2eed4e68be62ca420e2fb75a081dbe27586bb1f6
Commit Graph

2 Commits

Author SHA1 Message Date
Lingjun Zhu
50d567d70c Removed unnessary Verilog files, linked memory tech files, having problem with memory instatiation 2019-10-28 14:49:55 -04:00
Lingjun Zhu
93531715bb Created a testbench and simulated the read/write of the register file 2019-10-18 22:55:34 -04:00