wu-arch/kernels
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
2,126 Commits 9 Branches 0 Tags
01d183c6a965a0fd57ebf9c1d0ebcc1dce76a52e
Commit Graph
54 Commits
Author SHA1 Message Date
Santosh Srivatsan 01d183c6a9 Removed xlen.h 2022-02-01 13:59:39 -05:00
Santosh Srivatsan 3eb2b71955 removed traces of xlen. Overloaded sext 2022-02-01 13:54:51 -05:00
Santosh Srivatsan a73f656d06 Minor bug fixes 2022-01-31 17:01:14 -05:00
Santosh Srivatsan 4cf596338d Minor bug fixes 2022-01-31 15:53:49 -05:00
Santosh Srivatsan 7e3a2fdb0f Modifications to allow 64-bit riscv tests to run on travis CI 2022-01-27 15:55:19 -05:00
Santosh Srivatsan 7aa93a735d Added FLEN parameterization for RV32/64 F and D instructions 2022-01-24 15:42:15 -05:00
Santosh Srivatsan ad92c09f5b Changed all instances of DWord to XWord and DWordI to XWordI. Added XLEN parameterization to the simx Makefile 2022-01-22 13:47:44 -05:00
Santosh Srivatsan 91c22a2592 Fixed some riscv-tests 2022-01-22 12:54:10 -05:00
Santosh Srivatsan d762d401cd Added 64-bit linker script 2022-01-11 17:22:16 -05:00
Santosh Srivatsan f93303bac7 Minor update 2021-12-15 17:21:38 -05:00
Santosh Srivatsan 71acf4eadb Changed instruction size from wsize() * 4 to wsize() * 8 2021-12-13 20:42:44 -05:00
Santosh Srivatsan d8796efd89 Minor update 2021-12-13 20:39:40 -05:00
Santosh Srivatsan b1e82223ee Renamed rv_f* functions to rvf*_s to follow the naming convention between single and double precision floating point 2021-12-13 20:37:29 -05:00
Santosh Srivatsan 76eb79d7fa Removed pipeline.cpp 2021-12-13 19:57:47 -05:00
Santosh Srivatsan 4abfca4cb2 Replaced all instanced of DoubleWord to DWord and DoubleWordI to DWordI 2021-12-13 19:55:02 -05:00
Santosh Srivatsan e82d5fe48f Removed all comments labelled \'simx64\' 2021-12-13 19:52:13 -05:00
Santosh Srivatsan 67daa6e616 Minor update 2021-12-11 17:58:31 -05:00
Santosh Srivatsan 885bb58ca9 Merged RV64IMFD extensions to master branch 2021-12-11 17:06:29 -05:00
Santosh Srivatsan 3324b32a29 Moved Dockerfile to miscs 2021-12-10 21:54:41 -05:00
Santosh Srivatsan 5edb9098ce Merge branch 'simx64' 2021-12-10 21:48:29 -05:00
Santosh Srivatsan e7bc436b52 Renamed simX to simx 2021-12-10 16:57:29 -05:00
Santosh Raghav Srivatsan bde789b320 Added support for RV32D and RV64D instructions 2021-12-10 16:30:24 -05:00
Blaise Tine 0e2de4f13a prefetch test fixes 2021-12-09 04:54:10 -05:00
Blaise Tine 5825b7c15a dram simulator fix 2021-12-07 22:44:06 -05:00
Santosh Raghav Srivatsan e6eda67d0c Modified RV32F instructions to support 64-bit register file and added RV64F ISA extension 2021-12-06 18:55:13 -05:00
Blaise Tine b741807f8c using ramulator dram simulator 2021-12-06 01:22:45 -05:00
Santosh Raghav Srivatsan 3784da0d2f riscv-tests work on simx 2021-12-01 19:41:16 -05:00
Blaise Tine 189cec3ca2 minor update 2021-12-01 10:36:50 -05:00
Santosh Raghav Srivatsan f0dc04ad04 Added tests to commit. 64 bit simx still not working 2021-12-01 02:44:14 -05:00
Blaise Tine 092ff42ab4 simx multicore fix 2021-12-01 00:12:16 -05:00
Blaise Tine 2a7a4df342 simx directory name fix 2021-11-30 07:17:58 -05:00
Blaise Tine 41d7e6c63a cummulative fixes, RTL uuid trace, texture unit fixes, simx timing fixes 2021-11-30 07:08:15 -05:00
Santosh Raghav Srivatsan 64d47f3637 Added support for RV64I instructions 2021-11-27 12:33:30 -05:00
Blaise Tine b995843a5b cocogfx fixes and refactoring 2021-11-25 13:58:09 -05:00
Blaise Tine a671e1a05d moving submodules into third_party folder 2021-11-24 18:10:00 -05:00
Blaise Tine 18762dffce fixes: texture unit mem access sometimes going to smem, bilinear texture filtering; new: cache req_id, 2021-11-24 00:00:17 -05:00
Blaise Tine 27a65fdee7 driver refactoring 2021-11-14 09:05:15 -05:00
Blaise Tine 808bddb586 simx timing simulation refactoring 2021-11-14 08:52:34 -05:00
Blaise Tine c2721fd545 SimX timing simulation 2021-11-13 01:41:12 -05:00
Santosh Raghav Srivatsan d1892bd6ec Added support for a few RV64I instructions 2021-11-11 13:35:14 -05:00
Santosh Raghav Srivatsan 9cd8dec397 Extended register file to 64 bits 2021-11-08 17:54:16 -05:00
Blaise Tine fe862f64b1 dispatch refactoring 2021-10-19 15:16:00 -04:00
Blaise Tine e248f744d5 Merge branch 'master' of https://github.com/vortexgpgpu/vortex 2021-10-19 03:07:13 -04:00
Blaise Tine bf72800676 debug tracing refactoring 2021-10-17 13:42:16 -07:00
Blaise Tine 78345d8bdf fixed warning messages 2021-10-15 21:30:47 -07:00
Blaise Tine 58a2140b92 merge update 2021-10-15 19:58:13 -07:00
Santosh Raghav Srivatsan dd12d3f848 vortex tutorial assignment 5 solution 2021-10-15 18:25:54 -04:00
Blaise Tine 4a4498cd53 minor update 2021-10-11 18:32:17 -04:00
Blaise Tine 7102ca5394 minor update 2021-10-10 20:00:56 -04:00
Blaise Tine 48b2238a1f adding rvfloats library 2021-10-10 13:26:11 -07:00