wu-arch/kernels
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Implemented the GPR model with the CLN28HPC memory block

Browse Source
This commit is contained in:
Lingjun Zhu
2019-10-13 20:27:28 -04:00
parent d5dad1c442
commit f28cd286e6
1 changed files with 92 additions and 18 deletions
Download Patch File Download Diff File Expand all files Collapse all files

110
rtl/VX_gpr.v
View File

@@ -15,26 +15,100 @@ module VX_gpr (
assign write_enable = valid_write_request && ((VX_writeback_inter.wb != 0) && (VX_writeback_inter.rd != 5'h0)); assign write_enable = valid_write_request && ((VX_writeback_inter.wb != 0) && (VX_writeback_inter.rd != 5'h0));
byte_enabled_simple_dual_port_ram first_ram( // byte_enabled_simple_dual_port_ram first_ram(
.we (write_enable), // .we (write_enable),
.clk (clk), // .clk (clk),
.waddr (VX_writeback_inter.rd), // .waddr (VX_writeback_inter.rd),
.raddr1(VX_gpr_read.rs1), // .raddr1(VX_gpr_read.rs1),
.be (VX_writeback_inter.wb_valid), // .be (VX_writeback_inter.wb_valid),
.wdata (VX_writeback_inter.write_data), // .wdata (VX_writeback_inter.write_data),
.q1 (out_a_reg_data) // .q1 (out_a_reg_data)
); // );
byte_enabled_simple_dual_port_ram first_ram( // byte_enabled_simple_dual_port_ram first_ram(
.we (write_enable), // .we (write_enable),
.clk (clk), // .clk (clk),
.waddr (VX_writeback_inter.rd), // .waddr (VX_writeback_inter.rd),
.raddr1(VX_gpr_read.rs2), // .raddr1(VX_gpr_read.rs2),
.be (VX_writeback_inter.wb_valid), // .be (VX_writeback_inter.wb_valid),
.wdata (VX_writeback_inter.write_data), // .wdata (VX_writeback_inter.write_data),
.q1 (out_b_reg_data) // .q1 (out_b_reg_data)
); // );
// Port A is a read port, Port B is a write port
rf2_32x128_wm1 first_ram (
.CENYA(),
.AYA(),
.CENYB(),
.WENYB(),
.AYB(),
.QA(out_a_reg_data),
.SOA(),
.SOB(),
.CLKA(clk),
.CENA(1'b0),
.AA(VX_gpr_read.rs1),
.CLKB(clk),
.CENB(1'b0),
.WENB({32{~(VX_writeback_inter.wb_valid[3])}, 32{~(VX_writeback_inter.wb_valid[2])}, 32{~(VX_writeback_inter.wb_valid[1])}, 32{~(VX_writeback_inter.wb_valid[0])}}),
.AB(VX_writeback_inter.rd),
.DB(VX_writeback_inter.write_data),
.EMAA(3'b011),
.EMASA(1'b0),
.EMAB(3'b011),
.TENA(1'b1),
.TCENA(1'b0),
.TAA(5'b0),
.TENB(1'b1),
.TCENB(1'b0),
.TWENB(128'b0),
.TAB(5'b0),
.TDB(128'b0),
.RET1N(1'b1),
.SIA(2'b0),
.SEA(1'b0),
.DFTRAMBYP(1'b0),
.SIB(2'b0),
.SEB(1'b0),
.COLLDISN(1'b1)
);
rf2_32x128_wm1 second_ram (
.CENYA(),
.AYA(),
.CENYB(),
.WENYB(),
.AYB(),
.QA(out_b_reg_data),
.SOA(),
.SOB(),
.CLKA(clk),
.CENA(1'b0),
.AA(VX_gpr_read.rs2),
.CLKB(clk),
.CENB(1'b0),
.WENB({32{~(VX_writeback_inter.wb_valid[3])}, 32{~(VX_writeback_inter.wb_valid[2])}, 32{~(VX_writeback_inter.wb_valid[1])}, 32{~(VX_writeback_inter.wb_valid[0])}}),
.AB(VX_writeback_inter.rd),
.DB(VX_writeback_inter.write_data),
.EMAA(3'b011),
.EMASA(1'b0),
.EMAB(3'b011),
.TENA(1'b1),
.TCENA(1'b0),
.TAA(5'b0),
.TENB(1'b1),
.TCENB(1'b0),
.TWENB(128'b0),
.TAB(5'b0),
.TDB(128'b0),
.RET1N(1'b1),
.SIA(2'b0),
.SEA(1'b0),
.DFTRAMBYP(1'b0),
.SIB(2'b0),
.SEB(1'b0),
.COLLDISN(1'b1)
);