wu-arch/kernels
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

separated tests

Browse Source
This commit is contained in:
trmontgomery
2020-09-05 17:11:26 -04:00
parent 3851d76216
commit e795f7333e
3 changed files with 117 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
hw/unit_tests/cache/cachesim.cpp vendored
View File

@@ -254,12 +254,14 @@ void CacheSim::get_core_rsp(unsigned int (&rsp)[4]){
rsp[1] = cache_->core_rsp_data[1];
rsp[2] = cache_->core_rsp_data[2];
rsp[3] = cache_->core_rsp_data[3];
//std::cout << std::hex << "core_rsp_valid: " << cache_->core_rsp_valid << std::endl;
//std::cout << std::hex << "core_rsp_data: " << cache_->core_rsp_data << std::endl;
//std::cout << std::hex << "core_rsp_tag: " << cache_->core_rsp_tag << std::endl;
}
void CacheSim::get_core_req(){
std::cout << cache_->genblk5_BRA_0_KET_->bank->is_fill_in_pipe<< std::endl;
char check = cache_->core_req_valid;
std::cout << std::hex << "core_req_valid: " << check << std::endl;
std::cout << std::hex << "core_req_data[0]: " << cache_->core_req_data[0] << std::endl;