elastic buffers classification
This commit is contained in:
70
hw/rtl/libs/VX_toggle_buffer.sv
Normal file
70
hw/rtl/libs/VX_toggle_buffer.sv
Normal file
@@ -0,0 +1,70 @@
|
||||
// Copyright 2024 blaise
|
||||
//
|
||||
// Licensed under the Apache License, Version 2.0 (the "License");
|
||||
// you may not use this file except in compliance with the License.
|
||||
// You may obtain a copy of the License at
|
||||
//
|
||||
// http://www.apache.org/licenses/LICENSE-2.0
|
||||
//
|
||||
// Unless required by applicable law or agreed to in writing, software
|
||||
// distributed under the License is distributed on an "AS IS" BASIS,
|
||||
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
||||
// See the License for the specific language governing permissions and
|
||||
// limitations under the License.
|
||||
|
||||
// A toggle elastic buffer operates at half-bandwidth where push can only trigger after pop
|
||||
// It has the following benefits:
|
||||
// + use only one register for storage
|
||||
// + ready_in and ready_out are decoupled
|
||||
// + data_out is fully registered
|
||||
// It has the following limitations:
|
||||
// - Half-bandwidth throughput
|
||||
|
||||
`include "VX_platform.vh"
|
||||
|
||||
`TRACING_OFF
|
||||
module VX_toggle_buffer #(
|
||||
parameter DATAW = 1,
|
||||
parameter PASSTHRU = 0
|
||||
) (
|
||||
input wire clk,
|
||||
input wire reset,
|
||||
input wire valid_in,
|
||||
output wire ready_in,
|
||||
input wire [DATAW-1:0] data_in,
|
||||
output wire [DATAW-1:0] data_out,
|
||||
input wire ready_out,
|
||||
output wire valid_out
|
||||
);
|
||||
if (PASSTHRU != 0) begin
|
||||
`UNUSED_VAR (clk)
|
||||
`UNUSED_VAR (reset)
|
||||
assign ready_in = ready_out;
|
||||
assign valid_out = valid_in;
|
||||
assign data_out = data_in;
|
||||
end else begin
|
||||
reg [DATAW-1:0] buffer;
|
||||
reg has_data;
|
||||
|
||||
always @(posedge clk) begin
|
||||
if (reset) begin
|
||||
has_data <= 0;
|
||||
end else begin
|
||||
if (~has_data) begin
|
||||
has_data <= valid_in;
|
||||
end else if (ready_out) begin
|
||||
has_data <= 0;
|
||||
end
|
||||
end
|
||||
if (~has_data) begin
|
||||
buffer <= data_in;
|
||||
end
|
||||
end
|
||||
|
||||
assign ready_in = ~has_data;
|
||||
assign valid_out = has_data;
|
||||
assign data_out = buffer;
|
||||
end
|
||||
|
||||
endmodule
|
||||
`TRACING_ON
|
||||
Reference in New Issue
Block a user