wu-arch/kernels
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

scope refactoring + snoop invalidate

Browse Source
This commit is contained in:
Blaise Tine
2020-06-12 00:04:31 -07:00
parent 19f263c772
commit d6b0ef2b3c
44 changed files with 652 additions and 589 deletions
Download Patch File Download Diff File Expand all files Collapse all files

3
hw/rtl/interfaces/VX_cache_snp_req_if.v
View File

@@ -9,7 +9,8 @@ interface VX_cache_snp_req_if #(
) ();
wire snp_req_valid;
wire [DRAM_ADDR_WIDTH-1:0] snp_req_addr;
wire [DRAM_ADDR_WIDTH-1:0] snp_req_addr;
wire snp_req_invalidate;
wire [SNP_TAG_WIDTH-1:0] snp_req_tag;
wire snp_req_ready;

4
hw/rtl/interfaces/VX_exec_unit_req_if.v
View File

@@ -9,7 +9,7 @@ interface VX_exec_unit_req_if ();
wire [`NUM_THREADS-1:0] valid;
wire [`NW_BITS-1:0] warp_num;
wire [31:0] curr_PC;
wire [31:0] PC_next;
wire [31:0] next_PC;
// Write Back Info
wire [4:0] rd;
@@ -29,7 +29,7 @@ interface VX_exec_unit_req_if ();
wire [2:0] branch_type;
// Jal info
wire jalQual;
wire is_jal;
wire jal;
wire [31:0] jal_offset;

4
hw/rtl/interfaces/VX_frE_to_bckE_req_if.v
View File

@@ -22,10 +22,10 @@ interface VX_frE_to_bckE_req_if ();
wire [19:0] upper_immed;
wire [31:0] curr_PC;
wire is_etype;
wire jalQual;
wire is_jal;
wire jal;
wire [31:0] jal_offset;
wire [31:0] PC_next;
wire [31:0] next_PC;
wire [`NUM_THREADS-1:0] valid;
wire [`NW_BITS-1:0] warp_num;

2
hw/rtl/interfaces/VX_gpu_inst_req_if.v
View File

@@ -13,7 +13,7 @@ interface VX_gpu_inst_req_if();
wire is_barrier;
wire[31:0] pc_next;
wire[31:0] next_PC;
wire [`NUM_THREADS-1:0][31:0] a_reg_data;
wire [31:0] rd2;

2
hw/rtl/interfaces/VX_jal_rsp_if.v
View File

@@ -6,7 +6,7 @@
interface VX_jal_rsp_if ();
wire jal;
wire jal;
wire [31:0] jal_dest;
wire [`NW_BITS-1:0] jal_warp_num;

2
hw/rtl/interfaces/VX_lsu_req_if.v
View File

@@ -7,7 +7,7 @@
interface VX_lsu_req_if ();
wire [`NUM_THREADS-1:0] valid;
wire [31:0] lsu_pc;
wire [31:0] curr_PC;
wire [`NW_BITS-1:0] warp_num;
wire [`NUM_THREADS-1:0][31:0] store_data;
wire [`NUM_THREADS-1:0][31:0] base_address; // A reg data

2
hw/rtl/interfaces/VX_wb_if.v
View File

@@ -10,7 +10,7 @@ interface VX_wb_if ();
wire [`NW_BITS-1:0] warp_num;
wire [4:0] rd;
wire [1:0] wb;
wire [31:0] pc;
wire [31:0] curr_PC;
endinterface