wu-arch/kernels
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

better use of valid signal

Browse Source
This commit is contained in:
felsabbagh3
2019-03-27 00:07:59 -04:00
parent 7a528c5ef2
commit cc0fb0eece
23 changed files with 171 additions and 160 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
rtl/test_bench.h
View File

@@ -173,7 +173,7 @@ bool Vortex::dbus_driver()
////////////////////// DBUS //////////////////////
if (vortex->out_cache_driver_in_mem_write != NO_MEM_WRITE)
if ((vortex->out_cache_driver_in_mem_write != NO_MEM_WRITE) && vortex->out_cache_driver_in_valid)
{
data_write = (uint32_t) vortex->out_cache_driver_in_data;
addr = (uint32_t) vortex->out_cache_driver_in_address;
@@ -195,7 +195,7 @@ bool Vortex::dbus_driver()
}
if (vortex->out_cache_driver_in_mem_read != NO_MEM_READ)
if ((vortex->out_cache_driver_in_mem_read != NO_MEM_READ) && vortex->out_cache_driver_in_valid)
{
addr = (uint32_t) vortex->out_cache_driver_in_address;