wu-arch/kernels
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

ebreak workaround for RISC-V tests

Browse Source
This commit is contained in:
Blaise Tine
2021-06-10 19:55:33 -07:00
parent e234204e0c
commit a46d6cb606
3 changed files with 16 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
hw/simulate/simulator.cpp
View File

@@ -300,7 +300,7 @@ void Simulator::run() {
// execute program
while (vortex_->busy
&& !vortex_->ebreak) {
&& !get_ebreak()) {
this->step();
}
@@ -308,6 +308,10 @@ void Simulator::run() {
this->wait(5);
}
bool Simulator::get_ebreak() const {
return (int)vortex_->Vortex->genblk2__BRA__0__KET____DOT__cluster->genblk2__BRA__0__KET____DOT__core->pipeline->execute->ebreak;
}
int Simulator::get_last_wb_value(int reg) const {
return (int)vortex_->Vortex->genblk2__BRA__0__KET____DOT__cluster->genblk2__BRA__0__KET____DOT__core->pipeline->commit->writeback->last_wb_value[reg];
}