wu-arch/kernels
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Generate LIB files for rf2_32x128_wm1

Browse Source
This commit is contained in:
Lingjun Zhu
2019-10-14 17:08:18 -04:00
parent f28cd286e6
commit 5680b997b5
23 changed files with 284430 additions and 102 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
models/memory/cln28hpc/rf2_32x128_wm1/rf2_32x128_wm1.cpf
View File

@@ -30,7 +30,7 @@
# Pipeline: Off
# Read Disturb Test: Off
#
# Creation Date: Sun Oct 13 11:08:47 2019
# Creation Date: Mon Oct 14 16:59:57 2019
# Version: r0p0
#
set_cpf_version 1.1

2
models/memory/cln28hpc/rf2_32x128_wm1/rf2_32x128_wm1.ctl
View File

@@ -30,7 +30,7 @@
// Pipeline: Off
// Read Disturb Test: Off
//
// Creation Date: Sun Oct 13 11:08:48 2019
// Creation Date: Mon Oct 14 16:59:58 2019
// Version: r0p0
STIL 1.0 {
CTL P2001.10;

2
models/memory/cln28hpc/rf2_32x128_wm1/rf2_32x128_wm1.lef
View File

@@ -4,7 +4,7 @@
# PhyVGen V 8.8.0
# ARM Version r0p0
# Creation Date: Sun Oct 13 11:08:55 2019
# Creation Date: Mon Oct 14 17:00:05 2019
# Memory Configuration:

2
models/memory/cln28hpc/rf2_32x128_wm1/rf2_32x128_wm1.mdt
View File

@@ -30,7 +30,7 @@
// Pipeline: Off
// Read Disturb Test: Off
//
// Creation Date: Sun Oct 13 11:08:49 2019
// Creation Date: Mon Oct 14 16:59:59 2019
// Version: r0p0
// Modeling Assumptions: This is Sequential Synchronous Mentor model
// with Mentor ATPG primitives used to test UTI and generate test

2
models/memory/cln28hpc/rf2_32x128_wm1/rf2_32x128_wm1.memlib
View File

@@ -27,7 +27,7 @@
// Redundant Columns: 2
// Test Muxes On
//
// Creation Date: Sun Oct 13 11:08:56 2019
// Creation Date: Mon Oct 14 17:01:15 2019
// Version: r0p0
//
// Modeling Assumptions:

2
models/memory/cln28hpc/rf2_32x128_wm1/rf2_32x128_wm1.tv
View File

@@ -30,7 +30,7 @@
// Pipeline: Off
// Read Disturb Test: Off
//
// Creation Date: Sun Oct 13 11:09:22 2019
// Creation Date: Mon Oct 14 17:01:42 2019
// Version: r0p0
//
// Verified

2
models/memory/cln28hpc/rf2_32x128_wm1/rf2_32x128_wm1.v
View File

@@ -30,7 +30,7 @@
// Pipeline: Off
// Read Disturb Test: Off
//
// Creation Date: Sun Oct 13 11:09:24 2019
// Creation Date: Mon Oct 14 17:01:43 2019
// Version: r0p0
//
// Modeling Assumptions: This model supports full gate level simulation

2
models/memory/cln28hpc/rf2_32x128_wm1/rf2_32x128_wm1_antenna.clf
View File

@@ -4,7 +4,7 @@
# PhyVGen V 8.8.0
# ARM Version r0p0
# Creation Date: Sun Oct 13 11:08:55 2019
# Creation Date: Mon Oct 14 17:00:05 2019
defineGateSize "rf2_32x128_wm1" "AA[0]" 0.014

2
models/memory/cln28hpc/rf2_32x128_wm1/rf2_32x128_wm1_ff_0p99v_0p99v_m40c.avm
View File

@@ -13,7 +13,7 @@
#
# Compiler Name: High Capacity Two Port Register File SVT MVT Compiler
#
# Creation Date: Sun Oct 13 11:07:58 2019
# Creation Date: Mon Oct 14 16:59:07 2019
#
# Instance Options:
# Instance Name: rf2_32x128_wm1

2
models/memory/cln28hpc/rf2_32x128_wm1/rf2_32x128_wm1_ff_0p99v_0p99v_m40c.dat
View File

@@ -13,7 +13,7 @@
#
# Compiler Name: High Capacity Two Port Register File SVT MVT Compiler
#
# Creation Date: Sun Oct 13 11:08:28 2019
# Creation Date: Mon Oct 14 16:59:37 2019
#
# Instance Options:
# Instance Name: rf2_32x128_wm1

71103
models/memory/cln28hpc/rf2_32x128_wm1/rf2_32x128_wm1_ff_0p99v_0p99v_m40c.lib Normal file
View File

File diff suppressed because it is too large Load Diff

71103
models/memory/cln28hpc/rf2_32x128_wm1/rf2_32x128_wm1_ff_0p99v_0p99v_m40c.lib_sh5p1cm Normal file
View File

File diff suppressed because it is too large Load Diff

2
models/memory/cln28hpc/rf2_32x128_wm1/rf2_32x128_wm1_ff_0p99v_0p99v_m40c.ps
View File

@@ -13,7 +13,7 @@
%
% Compiler Name: High Capacity Two Port Register File SVT MVT Compiler
%
% Creation Date: Sun Oct 13 11:09:08 2019
% Creation Date: Mon Oct 14 17:01:28 2019
%
% Instance Options:
% Instance Name: rf2_32x128_wm1

2
models/memory/cln28hpc/rf2_32x128_wm1/rf2_32x128_wm1_rtl.v
View File

@@ -31,7 +31,7 @@
// Retention: on
// Power Gating: off
//
// Creation Date: Sun Oct 13 11:09:26 2019
// Creation Date: Mon Oct 14 17:01:45 2019
// Version: r0p0
//
// Verified

2
models/memory/cln28hpc/rf2_32x128_wm1/rf2_32x128_wm1_ss_0p81v_0p81v_125c.avm
View File

@@ -13,7 +13,7 @@
#
# Compiler Name: High Capacity Two Port Register File SVT MVT Compiler
#
# Creation Date: Sun Oct 13 11:08:07 2019
# Creation Date: Mon Oct 14 16:59:16 2019
#
# Instance Options:
# Instance Name: rf2_32x128_wm1

2
models/memory/cln28hpc/rf2_32x128_wm1/rf2_32x128_wm1_ss_0p81v_0p81v_125c.dat
View File

@@ -13,7 +13,7 @@
#
# Compiler Name: High Capacity Two Port Register File SVT MVT Compiler
#
# Creation Date: Sun Oct 13 11:08:34 2019
# Creation Date: Mon Oct 14 16:59:43 2019
#
# Instance Options:
# Instance Name: rf2_32x128_wm1

71103
models/memory/cln28hpc/rf2_32x128_wm1/rf2_32x128_wm1_ss_0p81v_0p81v_125c.lib Normal file
View File

File diff suppressed because it is too large Load Diff

2
models/memory/cln28hpc/rf2_32x128_wm1/rf2_32x128_wm1_ss_0p81v_0p81v_125c.ps
View File

@@ -13,7 +13,7 @@
%
% Compiler Name: High Capacity Two Port Register File SVT MVT Compiler
%
% Creation Date: Sun Oct 13 11:09:15 2019
% Creation Date: Mon Oct 14 17:01:34 2019
%
% Instance Options:
% Instance Name: rf2_32x128_wm1

2
models/memory/cln28hpc/rf2_32x128_wm1/rf2_32x128_wm1_tt_0p81v_0p81v_0c.avm
View File

@@ -13,7 +13,7 @@
#
# Compiler Name: High Capacity Two Port Register File SVT MVT Compiler
#
# Creation Date: Sun Oct 13 11:08:16 2019
# Creation Date: Mon Oct 14 16:59:25 2019
#
# Instance Options:
# Instance Name: rf2_32x128_wm1

2
models/memory/cln28hpc/rf2_32x128_wm1/rf2_32x128_wm1_tt_0p81v_0p81v_0c.dat
View File

@@ -13,7 +13,7 @@
#
# Compiler Name: High Capacity Two Port Register File SVT MVT Compiler
#
# Creation Date: Sun Oct 13 11:08:40 2019
# Creation Date: Mon Oct 14 16:59:49 2019
#
# Instance Options:
# Instance Name: rf2_32x128_wm1

71103
models/memory/cln28hpc/rf2_32x128_wm1/rf2_32x128_wm1_tt_0p81v_0p81v_0c.lib Normal file
View File

File diff suppressed because it is too large Load Diff

2
models/memory/cln28hpc/rf2_32x128_wm1/rf2_32x128_wm1_tt_0p81v_0p81v_0c.ps
View File

@@ -13,7 +13,7 @@
%
% Compiler Name: High Capacity Two Port Register File SVT MVT Compiler
%
% Creation Date: Sun Oct 13 11:09:21 2019
% Creation Date: Mon Oct 14 17:01:41 2019
%
% Instance Options:
% Instance Name: rf2_32x128_wm1