wu-arch/kernels
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

fcvt fix

Browse Source
This commit is contained in:
Blaise Tine
2021-01-25 02:22:00 -08:00
parent 8775f63ec4
commit 5419859281
24 changed files with 86 additions and 87 deletions
Download Patch File Download Diff File Expand all files Collapse all files

10
hw/rtl/fp_cores/VX_fp_cvt.v
View File

@@ -221,8 +221,8 @@ module VX_fp_cvt #(
// Handle INT casts
if (is_itof_s1) begin
// Overflow or infinities (for proper rounding)
if ((destination_exp_s1[i] >= 2**EXP_BITS-1)
|| (~is_itof_s1 && in_a_type_s1[i].is_inf)) begin
if ((destination_exp_s1[i] >= $signed(2**EXP_BITS-1))
|| (!is_itof_s1 && in_a_type_s1[i].is_inf)) begin
final_exp[i] = (2**EXP_BITS-2); // largest normal value
preshift_mant[i] = ~0; // largest normal value and RS bits set
of_before_round[i] = 1'b1;
@@ -234,14 +234,14 @@ module VX_fp_cvt #(
// Limit the shift to retain sticky bits
end else if (destination_exp_s1[i] < -$signed(MAN_BITS)) begin
final_exp[i] = 0; // denormal result
denorm_shamt[i] = $unsigned(denorm_shamt[i] + SHAMT_BITS'(2 + MAN_BITS)); // to sticky
denorm_shamt[i] = $unsigned(denorm_shamt[i] + (2 + MAN_BITS)); // to sticky
end
end else begin
// By default right shift mantissa to be an integer
denorm_shamt[i] = SHAMT_BITS'(MAX_INT_WIDTH-1) - SHAMT_BITS'(input_exp_s1[i]);
denorm_shamt[i] = (MAX_INT_WIDTH-1) - input_exp_s1[i];
// overflow: when converting to unsigned the range is larger by one
if (input_exp_s1[i] >= $signed(MAX_INT_WIDTH -1 + unsigned_s1)) begin
denorm_shamt[i] = SHAMT_BITS'(1'b0); // prevent shifting
denorm_shamt[i] = SHAMT_BITS'(0); // prevent shifting
of_before_round[i] = 1'b1;
// underflow
end else if (input_exp_s1[i] < -1) begin

2
hw/rtl/fp_cores/VX_fp_type.v
View File

@@ -21,7 +21,7 @@ module VX_fp_type (
assign type_o.is_subnormal = is_subnormal;
assign type_o.is_inf = is_inf;
assign type_o.is_nan = is_nan;
assign type_o.is_signaling = is_signaling;
assign type_o.is_quiet = is_quiet;
assign type_o.is_signaling = is_signaling;
endmodule