Removed unnessary Verilog files, linked memory tech files, having problem with memory instatiation

Browse Source

...

This commit is contained in:

Lingjun Zhu

2019-10-28 14:49:55 -04:00

parent 557c987bb0

commit 50d567d70c

58 changed files with 18147 additions and 21848 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download Patch File Download Diff File Expand all files Collapse all files

BIN

models/memory/cln28hpc/rf2_32x128_wm1/vsim/vsim.wlf Normal file

Binary file not shown.