wu-arch/kernels
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

fixed all build warnings

Browse Source
This commit is contained in:
Blaise Tine
2020-04-16 10:22:46 -04:00
parent 81745f08c9
commit 31f906f9fd
42 changed files with 497 additions and 509 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
hw/simulate/simulator.cpp
View File

@@ -351,13 +351,13 @@ void Simulator::send_snoops(uint32_t mem_addr, uint32_t size) {
}
void Simulator::flush_caches(uint32_t mem_addr, uint32_t size) {
printf("[sim] total cycles: %lld\n", this->total_cycles_);
printf("[sim] total cycles: %ld\n", this->total_cycles_);
// send snoops for L1 flush
this->send_snoops(mem_addr, size);
this->wait(PIPELINE_FLUSH_LATENCY);
// #if NUMBER_CORES != 1
// #if NUM_CORES != 1
// send snoops for L2 flush
// this->send_snoops(mem_addr, size);
// this->wait(PIPELINE_FLUSH_LATENCY);

4
hw/simulate/simulator.h
View File

@@ -13,7 +13,7 @@
#include <verilated_vcd_c.h>
#endif
#include "VX_define.h"
#include "VX_config.h"
#include "ram.h"
#include <ostream>
@@ -56,7 +56,7 @@ private:
void send_snoops(uint32_t mem_addr, uint32_t size);
void wait(uint32_t cycles);
uint64_t total_cycles_;
int64_t total_cycles_;
bool dram_stalled_;
bool I_dram_stalled_;
std::vector<dram_req_t> dram_req_vec_;