wu-arch/kernels
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Fixed SM simple

Browse Source
This commit is contained in:
felsabbagh3
2019-11-13 02:15:18 -05:00
parent b67ba1881b
commit 25647b46df
2 changed files with 11 additions and 10 deletions
Download Patch File Download Diff File Expand all files Collapse all files

9
rtl/shared_memory/VX_shared_memory.v
View File

@@ -35,7 +35,6 @@ reg [NB:0][1:0] block_we;
wire send_data; wire send_data;
reg[NB:0][1:0] req_num; reg[NB:0][1:0] req_num;
reg shm_write;
wire [`NT_M1:0] orig_in_valid; wire [`NT_M1:0] orig_in_valid;
@@ -67,10 +66,14 @@ VX_priority_encoder_sm #(.NB(NB), .BITS_PER_BANK(BITS_PER_BANK)) vx_priority_enc
.send_data(send_data) .send_data(send_data)
); );
genvar j; genvar j;
integer i; integer i;
generate generate
for(j=0; j<= NB; j=j+1) begin for(j=0; j<= NB; j=j+1) begin : sm_mem_block
wire shm_write = (mem_write != `NO_MEM_WRITE) && temp_in_valid[j];
VX_shared_memory_block vx_shared_memory_block( VX_shared_memory_block vx_shared_memory_block(
.clk (clk), .clk (clk),
.reset (reset), .reset (reset),
@@ -93,7 +96,6 @@ always @(*) begin
if((temp_address[i][31:24]) == 8'hFF) begin if((temp_address[i][31:24]) == 8'hFF) begin
// STORES // STORES
if(mem_write != `NO_MEM_WRITE) begin if(mem_write != `NO_MEM_WRITE) begin
shm_write = 1'b1;
if(mem_write == `SB_MEM_WRITE) begin if(mem_write == `SB_MEM_WRITE) begin
//TODO //TODO
end end
@@ -108,7 +110,6 @@ always @(*) begin
end end
//LOADS //LOADS
else if(mem_read != `NO_MEM_READ) begin else if(mem_read != `NO_MEM_READ) begin
shm_write = 1'b0;
if(mem_read == `LB_MEM_READ) begin if(mem_read == `LB_MEM_READ) begin
//TODO //TODO
end end

12
rtl/shared_memory/VX_shared_memory_block.v
View File

@@ -36,15 +36,15 @@ module VX_shared_memory_block (
`else `else
wire cena = 1; wire cena = 0;
wire cenb = shm_write; wire cenb = !shm_write;
wire[3:0][31:0] write_bit_mask; wire[3:0][31:0] write_bit_mask;
assign write_bit_mask[0] = (we == 2'b00) ? 1 : {32{1'b0}}; assign write_bit_mask[0] = (we == 2'b00) ? {32{1'b1}} : {32{1'b0}};
assign write_bit_mask[1] = (we == 2'b01) ? 1 : {32{1'b0}}; assign write_bit_mask[1] = (we == 2'b01) ? {32{1'b1}} : {32{1'b0}};
assign write_bit_mask[2] = (we == 2'b10) ? 1 : {32{1'b0}}; assign write_bit_mask[2] = (we == 2'b10) ? {32{1'b1}} : {32{1'b0}};
assign write_bit_mask[3] = (we == 2'b11) ? 1 : {32{1'b0}}; assign write_bit_mask[3] = (we == 2'b11) ? {32{1'b1}} : {32{1'b0}};
// Using ASIC MEM // Using ASIC MEM
/* verilator lint_off PINCONNECTEMPTY */ /* verilator lint_off PINCONNECTEMPTY */