wu-arch/kernels
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

merge

Browse Source
This commit is contained in:
Blaise Tine
2020-04-21 12:32:46 -07:00
parent f53256f854 43d8922f64
commit 24c81c4a3a
3 changed files with 4 additions and 5 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
hw/rtl/VX_csr_data.v
View File

@@ -78,7 +78,7 @@ module VX_csr_data (
assign read_csr_data = read_cycle ? cycle[31:0] : assign read_csr_data = read_cycle ? cycle[31:0] :
read_cycleh ? cycle[63:32] : read_cycleh ? cycle[63:32] :
read_instret ? instret[31:0] : read_instret ? instret[31:0] :
read_instreth ? instret[63:32] : read_instreth ? instret[63:32] :
{{20{1'b0}}, csr[read_addr]}; {{20{1'b0}}, csr[read_addr]};
endmodule : VX_csr_data endmodule : VX_csr_data

1
hw/rtl/VX_scheduler.v
View File

@@ -50,7 +50,6 @@ module VX_scheduler (
integer i, w; integer i, w;
always @(posedge clk) begin always @(posedge clk) begin
if (reset) begin if (reset) begin
for (w = 0; w < `NUM_WARPS; w=w+1) begin for (w = 0; w < `NUM_WARPS; w=w+1) begin
for (i = 0; i < 32; i = i + 1) begin for (i = 0; i < 32; i = i + 1) begin

2
hw/rtl/cache/VX_cache_req_queue.v vendored
View File

@@ -173,7 +173,7 @@ module VX_cache_req_queue #(
always @(posedge clk) begin always @(posedge clk) begin
if (reset) begin if (reset) begin
use_per_valids <= 0; use_per_valids <= 0;
use_per_addr <= 0; use_per_addr <= 0;
use_per_writedata <= 0; use_per_writedata <= 0;
use_per_rd <= 0; use_per_rd <= 0;