skid buffer optimization

This commit is contained in:
Blaise Tine
2021-02-27 02:29:48 -08:00
parent a8452483fe
commit 20d704b4d3

View File

@@ -94,33 +94,43 @@ module VX_skid_buffer #(
end else begin end else begin
wire q_push = valid_in && ready_in; reg [DATAW-1:0] shift_reg [1:0];
wire q_pop = valid_out && ready_out; reg valid_out_r, ready_in_r, rd_ptr_r;
wire q_empty, q_full; wire push = valid_in && ready_in;
wire pop = valid_out_r && ready_out;
VX_fifo_queue #( always @(posedge clk) begin
.DATAW (DATAW), if (reset) begin
.SIZE (2), valid_out_r <= 0;
.BUFFERED (BUFFERED), ready_in_r <= 1;
.FASTRAM (FASTRAM) rd_ptr_r <= 1;
) fifo ( end else begin
.clk (clk), if (push) begin
.reset (reset), if (!pop) begin
.push (q_push), ready_in_r <= rd_ptr_r;
.pop (q_pop), valid_out_r <= 1;
.data_in (data_in), end
.data_out (data_out), end else if (pop) begin
.empty (q_empty), ready_in_r <= 1;
.alm_full (q_full), valid_out_r <= rd_ptr_r;
`UNUSED_PIN (full), end
`UNUSED_PIN (alm_empty), `IGNORE_WARNINGS_BEGIN
`UNUSED_PIN (size) rd_ptr_r <= rd_ptr_r ^ (push ^ pop);
); `IGNORE_WARNINGS_END
end
end
assign ready_in = !q_full; always @(posedge clk) begin
assign valid_out = !q_empty; if (push) begin
shift_reg[1] <= shift_reg[0];
shift_reg[0] <= data_in;
end
end
assign ready_in = ready_in_r;
assign valid_out = valid_out_r;
assign data_out = shift_reg[rd_ptr_r];
end end
end end