Modelsim basic sim
This commit is contained in:
@@ -1,5 +1,5 @@
|
||||
|
||||
`include "VX_define.v"
|
||||
// `include "VX_define.v"
|
||||
|
||||
module VX_dmem_controller (
|
||||
input wire clk,
|
||||
|
||||
Reference in New Issue
Block a user