Files
chipyard/verisim/.gitignore
2017-02-07 17:37:26 -08:00

4 lines
42 B
Plaintext

!.gitignore
!Makefile
!Makefrag-verilator