This website requires JavaScript.
Explore
Help
Sign In
wu-arch
/
chipyard
Watch
1
Star
0
Fork
0
You've already forked chipyard
Code
Issues
Pull Requests
Actions
1
Packages
Projects
Releases
Wiki
Activity
Files
eb44ae13d4eee84ece7db470bfca5f69c4eab2e4
chipyard
/
sims
/
verisim
/
.gitignore
abejgonzalez
c364869563
default to .gitignoring all files in verisim/vsim | read verilator.mk
2019-03-12 14:39:15 -07:00
5 lines
38 B
Plaintext
Raw
Blame
History
*
!.gitignore
!Makefile
!verilator.mk
Reference in New Issue
View Git Blame
Copy Permalink